VLSI design companies press the throttle lever of cache coherent interconnect tech

http://ift.tt/eA8V8J

This results into a interconnect specifications to connect processors with different instruction set architecture and coherently share data with ...

from Google Alert - CPU processor http://ift.tt/1OVKOLE
via IFTTT